

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/776,101	02/11/2004	Kim C. Hardee	UMI-360	2835		
25235	7590 10/10/2006		EXAMINER			
HOGAN & HARTSON LLP			HOANG, HUAN			
ONE TABOR 1200 SEVENT	CENTER, SUITE 1500	ART UNIT	PAPER NUMBER			
DENVER, CO			2827	2827		
			DATE MAILED: 10/10/200	DATE MAILED: 10/10/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Application	oplication No. Applicant(s)					
		10/776,10	01	HARDEE, KIM C.				
		Examiner	•	Art Unit				
		Huan Hoa	_	2827				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)⊠	Responsive to communication(s) filed on <u>02</u>	June 2006.						
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠ TI							
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
4)🖂	4)⊠ Claim(s) <u>1-15 and 17-20</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)□	5) Claim(s) is/are allowed.							
·	S)⊠ Claim(s) <u>1-15 and 17-20</u> is/are rejected.							
·	Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or election requirement.								
Applicati	on Papers							
9)	The specification is objected to by the Exami	ner.						
10)	The drawing(s) filed on is/are: a) ☐ a	ccepted or b)	$\square$ objected to by the E	Examiner.				
	Applicant may not request that any objection to the	ne drawing(s) b	e held in abeyance. See	37 CFR 1.85(a).				
—	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority u	ınder 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).								
aرر	a) ☐ All b) ☐ Some * c) ☐ None of:  1. ☐ Certified copies of the priority documents have been received.							
	Certified copies of the priority documents have been received in Application No							
	3. Copies of the certified copies of the priority documents have been received in this National Stage							
	application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.								
Attachmen	t(s)							
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)								
	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO/SB/08)	Paper No(s)/Mail Da 5) Notice of Informal P						
Paper No(s)/Mail Date 6) Other:								

## **DETAILED ACTION**

Page 2

The allowability of claims 1-15 and 17-20 is withdrawn in view of the newly discovered reference(s) to US Patent No. 6,635,934. Rejections based on the newly cited reference(s) follow.

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-15 and 17-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Hidaka.

Hidaka discloses a power-gating technique for an integrated circuit device having a Sleep Mode and a circuit having all the steps and elements as recited in claims1-15 and 17-20 as follows:

providing an output stage (Fig. 19) directly coupled between a supply voltage source (32, Vccs) and a reference voltage source (34, Vss);

driving a gate terminal of at least one element (PQd, Fig. 19) of said output stage to a level above that of said supply voltage source (Vcc> Vccs, Fig. 20) or below

Application/Control Number: 10/776,101

Art Unit: 2827

that of said reference voltage source (Vss to gate of transistor PQc, Fig. 19, Vss
Vsss, Fig. 20) in said Sleep Mode of operation (column 25, lines 19-22, lines 29-35 and lines 42-43 and column 72, lines 56-58 and column 78, lines 65-66); wherein said output stage comprises series coupled P-channel and N-channel transistors coupled between said supply voltage source and said reference voltage source (PQb, NQc, PQd and NQd); wherein said gate terminal of said N-channel transistor is driven below said reference voltage level while in said Sleep Mode of operation; wherein said gate of said P-channel transistor is driven above said supply voltage level while in said Sleep Mode of operation.

Page 3

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Huan Hoang whose telephone number is (571) 272-1779. The examiner can normally be reached on Tues-Fri 8:30AM-7:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/776,101

Art Unit: 2827

101 Page 4

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Huan Hoang Primary Examiner

Art Unit 2827

HH 9/30/06